POWER REDUCTION TECHNIQUES IN VLSI
DOI:
https://doi.org/10.29121/ijetmr.v5.i2.2018.633Keywords:
Gating Technique, Back Biasing, FET, Multi-Threshold Devices, Power DissipationAbstract
The paper investigates different level of techniques used for power reduction in VLSI. Before,
most of the researches were oriented towards bringing about high speed and miniaturization.
At present, because of the increasing trend of compact devices, the requirement for low power
consuming circuits have also increased. This necessitates the need to align the research for
reducing power dissipation in VLSI circuits. In the given paper we will briefly discuss about
the different types of power reduction techniques at design abstraction level which are adopted
in industries now-a-days. The comparison of traditional techniques and present techniques
are also covered in this paper.
Downloads
References
B. Pouya, A. Crouch, "Optimization Trade-offs for Vector Volume and Test Power", Proc. Int'l Test Conf., pp. 873-881, 2000.
L. Benini, M. Favalli, G. De Micheli, "Design for testability of gated-clock FSM's", Proc. European Design and Test Conf., Mar. 1996.
Pedram Massoud, Abdollahi Afshin, "Low Power RT-Level Synthesis Techniques: A Tutorial" in, Dept. of Electrical Engineering, University of Southern California.
A. Chandrakasan, "Design considerations and tools for low-voltage digital system design", Proc. 33rd. Design Automation Conference, pp. 113-118, 1996. DOI: https://doi.org/10.1145/240518.240540
M. Horiguchi, "Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's", IEEE J. Solid-State Circuits, vol. 28, pp. 1131-1135, Nov. 1993.
Effect of Shock Polarity on Ventricular Defibrillation Threshold Using a Transvenous Lead System, Strickberger et al, JACC, vol. 24, No. 4, Oct. 1994, pp. 1069 1072. DOI: https://doi.org/10.1016/0735-1097(94)90871-0
Downloads
Published
How to Cite
Issue
Section
License
License and Copyright Agreement
In submitting the manuscript to the journal, the authors certify that:
- They are authorized by their co-authors to enter into these arrangements.
- The work described has not been formally published before, except in the form of an abstract or as part of a published lecture, review, thesis, or overlay journal.
- That it is not under consideration for publication elsewhere.
- That its release has been approved by all the author(s) and by the responsible authorities – tacitly or explicitly – of the institutes where the work has been carried out.
- They secure the right to reproduce any material that has already been published or copyrighted elsewhere.
- They agree to the following license and copyright agreement.
Copyright
Authors who publish with International Journal of Engineering Technologies and Management Research agree to the following terms:
- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License (CC BY-SA 4.0) that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this journal.
- Authors can enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or edit it in a book), with an acknowledgment of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) before and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.
For More info, please visit CopyRight Section
