DESIGN OF RISC PROCESSOR USING VHDL

Authors

  • Sarika U. Kadam Student, Electronics Department, Sinhgad College of Engineering Pune, INDIA
  • S. D. Mali Associate Professor, Electronics and Telecommunication Department, Sinhgad College of Engineering, Pune, INDIA

DOI:

https://doi.org/10.29121/granthaalayah.v4.i6.2016.2646

Keywords:

Instruction Set Architecture, Pipeline, RISC, VHDL

Abstract [English]

The aim of the paper is to design a 16-bit RISC processor. It is having five stage pipelining which is designed using VHDL. RISC processors have a unique feature called pipelining. Pipelining is used to make processor faster. In Pipelining instruction cycle is divided into parts so that more than one instruction can be operated in parallel. Number of instructions are designed for this processors. Multiplier is also designed using ADD instruction. Proposed instructions are simulated using Xilinx ISE 13.1i. The processor is synthesized using Spartan-3A XC3S50A XILINX Tool.

Downloads

Download data is not yet available.

References

Pravin S. Mane, Indra Gupta, M. K. Vasantha, “Implementation of RISC Processor on FPGA”, Electrical Engineering Department, Indian Institute of Technology Roorkee, 2006 IEEE.

Kui YI, Yue-Hua DING, “32-bit RISC CPU Based on MIPS”, International Joint Conference on Artificial Intelligence, 2009 IEEE. DOI: https://doi.org/10.1109/JCAI.2009.158

Mrs. Rupali S. Balpande, Mrs. Rashmi S. Keote, “Design of FPGA-based Instruction Fetch and Decode Module of 32-bit RISC (MIPS) Processor”, International Conference on Communication Systems and Network Technologies, 2011 IEEE. DOI: https://doi.org/10.1109/CSNT.2011.91

Mr. S. P. Ritpurkar, Prof. M. N. Thakare, Prof. G. D. Korde, “Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL”, International Conference on Advances in Engineering & Technology Research, 2014 IEEE. DOI: https://doi.org/10.1109/ICAETR.2014.7012843

David A. Patterson, John L. Hennessy, “Computer Organization and Design”, the Hardware and Software Interface, Third Edition.

Douglas L. Perry, “VHDL Programming by Example”, Fourth Edition.

R. Uma, “Design and Performance Analysis of 8-bit RISC Processor using Xilinx Tool”, International Journal of Engineering Research and Applications, 2248-9622, April 2012.

STM32F205xx, STM32F207xx 2013 datasheet, STMicroelectronics.

Downloads

Published

2016-06-30

How to Cite

Kadam, S., & Mali, S. D. (2016). DESIGN OF RISC PROCESSOR USING VHDL. International Journal of Research -GRANTHAALAYAH, 4(6), 131–138. https://doi.org/10.29121/granthaalayah.v4.i6.2016.2646