M. Sharma, N. Gupta, and R. Gupta, “POWER REDUCTION TECHNIQUES IN VLSI”, Int. J. Eng. Tech. Mgmt. Res., vol. 5, no. 2, pp. 123–129, Feb. 2018.