A SPURIOUS-POWER SUPPRESSION TECHNIQUE FOR DSP APPLICATIONS

  • Dr. M.S. Gaikwad Electronics and telecommunication, Sinhgad Institute of Technology, India
  • Vishal Shivaji Bari Electronics and telecommunication, Sinhgad Institute of Technology, India
Keywords: MAC, VMFU, SPST, DSP

Abstract

To assist a solution to the problem of the test environment spanning multiple platforms, this This report presents the arrangement examination and employments of a Spurious-Power Suppression Technique (SPST) which can essentially decrease the power dissipating of combinational VLSI diagrams for intuitive media/DSP purposes. The proposed SPST disengages the target diagrams into two segments, i.e., Most Significant Part (MSP) and the Least Significant Part (LSP), and turns off the MSP when it doesn't impact the estimation results to save control. Also, this paper proposes a one of a kind glitch-decreasing strategy to filter through inconsequential trading power by announcing the data movements after the data transient period. This paper gets adaptable versatile multimedia functional unit (VMFU), to evaluate the proposed SPST. These two arrangement cases have exceptionally phenomenal hardware setups, thusly, the affirmation issues of the SPST on each blueprint in like manner incredibly shift from each other. The VMFU has six routinely used media/DSP limits, specifically, extension, subtraction, increment, MAC, presentation, and aggregate of-add up to qualification.

Downloads

Download data is not yet available.

References

A.P. Chandrakasan and R. W. Brodersen, “Minimizing power consumption in digital CMOS circuits,” Proc. IEEE, vol. 83, Apr. 1995. DOI: https://doi.org/10.1109/5.371964

K. H. Chen, K. C. Chao, J. I. Guo, J. S. Wang, and Y. S. Chu, “Design exploration of a spurious power suppression technique (SPST) and its applications,” in Proc. IEEE Asian Solid-State Circuits Conf., Hsinchu, Taiwan, Nov. 2005. DOI: https://doi.org/10.1109/ASSCC.2005.251735

K. K. Parhi, “Approaches to low-power implementations of DSP systems,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, Oct. 2001. DOI: https://doi.org/10.1109/81.956016

K. H. Chen, K. C. Chao, J. I. Guo, J. S. Wang, and Y. S. Chu, “Design exploration of a spurious power suppression technique (SPST) and its applications,” in Proc. IEEE Asian Solid-State Circuits Conf., Hsinchu, Taiwan, Nov. 2005. DOI: https://doi.org/10.1109/ASSCC.2005.251735

Published
2018-06-30
How to Cite
Gaikwad, M., & Shivaji Bari, V. (2018). A SPURIOUS-POWER SUPPRESSION TECHNIQUE FOR DSP APPLICATIONS . International Journal of Engineering Technologies and Management Research, 5(6), 80-86. https://doi.org/10.29121/ijetmr.v5.i6.2018.247