FIN-FET BASED HIGH GAIN OP-AMP WITH SLEW RATE ENHANCEMENT IN 45-NM REGIME

  • Nagendra Tiwari Department of ECE, SRK University, Bhopal, M.P., India
  • Bharati Chourasia Department of ECE, SRK University, Bhopal, M.P., India
Keywords: Slew Rate, Dynamic Biasing Circuit, Op-Amp, Unity Gain Bandwidth, Compensation Capacitor

Abstract

In this paper dynamic biasing technique is used for the enhancing the slew rate of the designed Op-Amp. The proposed FinFET based Op-Amp has been verified through Hspice simulator in the standard 45nm Silicon on Insulator FinFET library. The proposed op amp has two stages Miller compensated configuration. A biasing circuit (DSB circuit) is used for dynamic switching of the biasing voltage of the op amp. This leads to lower power consumption, wide ICMR range, and high gain stability. The proposed op amp has a power consumption of 661.83 μW. It has a dual supply voltage of -1.0V and 1.0V. The input common mode range (ICMR) is -800 mV to +900 mV. The Op-Amp has a slew rate of 1.5 KV/μs. Voltage gain of the op amp is 90.4dB. Due to the use of SOI FINFET devices the op amp has relatively less leakage current as compared to similar bulk MOSFET device op amps. The op amp has unity gain bandwidth of 1.27 GHz. Thus, it can be used to transmission and processing of audio and video signals.

Downloads

Download data is not yet available.

References

K. Nagaraj. 1989. “Slew rate enhancement technique for CMOS output buffers,” Electronics Letters. Vol.25 no. 19, pp. 1304-1305, 14th September. DOI: https://doi.org/10.1049/el:19890872

J.M. Carrillo, R.G. Carvajal, A. Torralba and J.F. Duque-Carrillo. 2004. “Rail -to-rail low-power highslew- rate CMO S analogue buffer,” Electronics Letters, Vol. 40, no. 14, 8th July, doi: 10.1049/el:20045047. DOI: https://doi.org/10.1049/el:20045047

S. K. Kim, Y.-S. Son and G.H. Cho. 2006. “Lowpower high-slew-rate CMO S buffer amplifier for flatpanel display drivers,” Electronics Letters, Vol. 42, no. 4, pp. 16th February, doi: 10.1049/el:20063898. DOI: https://doi.org/10.1049/el:20063898

Bang W. Lee and Bing J. Sheu. 1990. “A High Slew- Rate CMOS Amplifier for Analog Signal Processing,” IEEE Journal of Solid-State Circuits, Vol. 25, no. 3, pp 885-889, June. DOI: https://doi.org/10.1109/4.102692

William Redman-White. 1997. “A High Bandwidth Constant and Slew-Rate Rail-to-Rail CMOS Input Circuit and its Application to Analog Cells for Low Voltage VLSI Systems,” IEEE Journal of Solid-State Circuits, Vol. 32, no. 5, pp 701-712, May. DOI: https://doi.org/10.1109/4.568838

ChuthamSawigun, Andreas Demosthenous, Xiao Liu and Wouter A. Serdijn. 2012. “A Compact Rail-to- Rail Class-AB CMOS Buffer with Slew-Rate Enhancement,” IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 59, no. 8, pp. 486- 490, August. DOI: https://doi.org/10.1109/TCSII.2012.2204843

Ali Dadashi, ShaminSadrafshari, KhayrollahHadidi and AbdollahKhoei. 2012. “ Fast-settling CMOS Op- Amp with improved DC-gain,” Analog Integrated Circuits and Signal Processing, Vol. 70, pp. 283-292, 2012.

Rajesh A. Thakker, Mayank Srivastava, Ketankumar H. Tailor, Maryam ShojaeiBaghini, Dinesh K. Sharma, V. Ramgopal Rao and Mahesh B. Patil. 2011. “A novel architecture for improving slew rate in

FinFET-based op-amps and OTAs,” Microelectronics Journal, Vol. 42, no. 5, pp. 758-765, May.

Adel S. Sedra and Kenneth C. 2013. Smith Microelectronics Circuit Oxford University Press Sixth Edition.

R. Klinke, B. J. Hosticka. and H. J. Pfleiderer. 1989. “Very-High-Slew-Rate CMOS Operational Amplifier IEEE Journal of Solid-State Circuits, vol 24, no 3, pp.744-746, June DOI: https://doi.org/10.1109/4.32035

Published
2019-07-31
How to Cite
Tiwari, N., & Chourasia, B. (2019). FIN-FET BASED HIGH GAIN OP-AMP WITH SLEW RATE ENHANCEMENT IN 45-NM REGIME . International Journal of Engineering Technologies and Management Research, 6(7), 27-33. https://doi.org/10.29121/ijetmr.v6.i7.2019.412