Sharma, M.; Gupta, N.; Gupta, R. POWER REDUCTION TECHNIQUES IN VLSI. Int. J. Eng. Tech. Mgmt. Res. 2018, 5, 123-129.