[1]
Sharma, M., Gupta, N. and Gupta, R. 2018. POWER REDUCTION TECHNIQUES IN VLSI. International Journal of Engineering Technologies and Management Research. 5, 2 (Feb. 2018), 123–129. DOI:https://doi.org/10.29121/ijetmr.v5.i2.2018.633.